As the microelectronic industry grows there has been an exponential increase in the importance of FPGAs in modern digital circuit design. FPGAs not only provided an advantage of being reconfigurable but also come in extremely small packaging. In this paper we use the Xilinx Spartan 3AN series FPGA and propose its use as part of a System on Chip controller for a Video Graphics Array (VGA), that serves as one of the most popular display units today.
INTRODUCTION
The System involves the use of the Spartan 3AN Series FPGA board to drive the VGA monitor. Included in the system is also a means of providing external inputs to the FPGA via a switch panel and a series of LEDs which find use as status or error indicators. VHDL is used as the Hardware Definition Language which is synthesized and proper hardware is implemented using Xilinx ISE 12.4 [1, 2] . The comparison indicates the low performance of the CPLD as compared to the FPGA and the ASIC so it was not used. The need was to choose between the FPGA and the ASIC and the FPGA was selected due to its faster time to market, simpler design cycle and the option of field reprogramability. 
COMPARISON BETWEEN FPGA, CPLD AND ASIC

COMPARISON BETWEEN THE DIFFERENT MEMBERS OF THE SPARTAN-3 FAMILY
BLOCK DIAGRAM Figure 1: Block Diagram of System
VGA monitor controller, which is a logic circuit to control the VGA interface, can be easily realized by FPGA technology with a low cost and high flexibility. [3] The block diagram shows a VGA monitor connected to the FPGA board via a standard VGA cable using a 15 pin VGA connector on the board. A switch panel consisting of four switches is connected to the FPGA board. The application will involve using the FPGA to drive the VGA screen. A variety of patterns may be displayed on the screen and the switches could be utilized to manipulate the display pattern.
INTRODUCTION TO VGA
The Video Graphics Array (VGA) is a display standard that was introduced in 1987 [4] . The VGA screen that we intend to use is one which finds use in PCs today.
Assuming that the VGA screen is based on the CRT technology, the following are certain important parameters that govern the display on the VGA screen. For a standard VGA Format the monitor screen contains 640 columns by 480 rows of picture elements called pixels. [5] All pixels are scanned in raster order at a frequency called pixel frequency. The whole image will be re-drawn at a rate determined by refresh rate in order to ensure the visual quality. The pixel frequency depends on the display resolution and the refresh rate, so it is evident that if a better resolution or a higher fresh rate is desired it will require a higher pixel frequency. [6] RGB signals are sent to appropriate pixels in rising clock pulse. The positions of the pixels are changed in each new frame, if movement of objects is desired. [7] A new frame is characterized by a rising Vertical sync pulse.
Horizontal Sync
The Horizontal Sync bit is used in order to indicate to the signal the beginning of a new line. The horizontal sync signal is a single short pulse which indicates the start of every line. The signal traces a line from one side to the other and a very fast retrace back to the first pixel of the next line.
Vertical Sync
At the end of each frame of video there is a vertical sync signal that indicates when the next frame is going to start. The vertical sync signal tells the monitor to start displaying a new image or frame. In order to do so, the monitor starts in the upper left corner with pixel (0, 0). [8] 
Refresh Rate
This parameter specifies how fast the screen should be refreshed. For a human eye, the refresh rate must be at least 30 screens per second to make the motion appear to be continuous. To reduce flickering, the monitor usually has a much higher rate.
Introduction to FPGA Development Platform
The following section provides an insight into the basic FPGA development platform used.
Spartan 3AN Series FPGA
The Spartan®-3AN FPGA family combines the best attributes of a leading edge, low cost FPGA with nonvolatile technology across a broad range of densities. The Spartan-3AN FPGA family is excellent for spaceconstrained applications. [9] Features [9]  Integrated robust configuration memory 
Connector
The Spartan 3AN FPGA Starter Kit board includes a VGA display port via a standard high-density HD-DB15 female connector. [10] There are three data signals for red, green and blue which control the color and two control signals horizontal synchronization and vertical synchronization signals [11] .
Figure 3: Standard HD-DB15 female connector, location on board and connection diagram
The FPGA is capable of directly driving the five VGA signals via resistors. The red, green, and blue signals have four outputs from the FPGA that feed a resistor-divider tree.
Discrete LEDs
The Spartan 3AN Starter Kit board has eight individual surface-mount LEDs located immediately above the slide switches as shown in the figure. The LEDs are labeled LED7 through LED0. [10] LEDs can be used as indicators, for which they can be connected to the switches. These LEDs can be used to indicate errors as a result of which debugging the circuit would become convenient. 
Switch Panel
The Spartan 3AN Starter Kit Board has available four momentary contact push button switches. These switches are located at the lower right corner of the board and are labeled BTN_NORTH, BTN_SOUTH, BTN_EAST and BTN_WEST as indicated in the figure.
These buttons are used to provide an input signal to the FPGA and hence this panel of switches may be used as inputs to bring variations in the graphics displayed on the VGA. NET "BTN_WEST" LOC = "U15" | IOSTANDARD = LVCMOS33 | PULLDOWN; [12] 
Pattern Design in VGA
The following section carries information regarding the methods used to display various kinds of graphics on screen.
Analysis of shape Formation
Method of displaying a rectangle/square
A rectangular object can be defined by its boundary in terms of pixel coordinates on the screen. The figure illustrate the pixels that need to be lit in order to obtain the desired shapes. 
Method of displaying a circle
A circle will be defined in a square boundary that encloses it. The requirement for drawing a circle remains the definition of this square boundary. This boundary may be defined using the radius or the diameter of the circle as reference. Once the boundary is defined, the pixels are lit to display a circular shape. The figure illustrates a circle boundary and a filled circle drawn within an 8-by-8 pixel square. [13] The letters of the alphabet as well as numbers and special characters can all be displayed using straight lines and curves. When looking to display text, the parameters that play an important role include the. The figure shows the letters V, G and A constituting VGA each displayed in an 8-by-8 pixel square. 
Method of displaying a Text/Character
GENERATED RTL VIEW
The figure below is an indication of the RTL view for an FPGA designed to display a single horizontal line. The RTL view has been split into two sections and if interconnectivity is provided between the two blocks along the lines labeled from A to G, the complete RTL view would be available. The entire circuitry comprises various logic blocks that would combine to form the SoC for driving the VGA The RTL view indicates one input i.e. clk50_in which will come from the crystal on the board to the FPGA. There are also output signals for the red, green and blue components of the VGA input and the horizontal sync and vertical sync signals.
The various blocks that may be required to display a single horizontal line include logic blocks that are determined by the HDL code that is written for the same. In the HDL code the pixels of the line are mentioned using greater than and less than operators to indicate the starting pixel and the ending pixel.
Also included in the RTL view are basic logic gates, multiplexers and latches which enable decision making for the horizontal sync and the vertical sync signals that act as control signals for the VGA screen.
Figure 9a: RTL view of SOC for displaying a single horizontal line on VGA [14] .
RESULTS
The following are some of the outputs that were achieved on the implementation of the system on chip using VHDL. 
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CONCLUSIONS
The system on chip for the implementation of a VGA driver on the FPGA has been designed and synthesized for various different graphics which include shapes, text and graphics in motion using Xilinx ISE Design Suite 12.4 and the Spartan-3A/3AN FPGA Starter Kit\Board.
